I designed a nibble-oriented CPU in Verilog to build a scientific calculator

From FPGA Gates to Scientific Calculator. Contribute to gdevic/FPGA-Calculator development by creating an account on GitHub.